AD9985A/PCBZ【PDF 1/32 页】KIT EVALUATION FOR AD9985A

收藏本站

您好，
买卖IC网欢迎您。
请登录
免费注册

买卖IC网

Sheet目录1193

[1页]2页 3页 4页 5页

110 MSPS/140 MSPS

Analog Interface for Flat Panel Displays

AD9985A

FEATURES

Variable analog input bandwidth control

Variable SOGIN bandwidth control

FUNCTIONAL BLOCK DIAGRAM

AUTO-CLAMP

LEVEL ADJUST

Automated clamping level adjustment

140 MSPS maximum conversion rate

R IN

CLAMP

A/D

R OUTA

300 MHz analog bandwidth

0.5 V to 1.0 V analog input range

500 ps p-p PLL clock jitter at 110 MSPS

AUTO-CLAMP

LEVEL ADJUST

3.3 V power supply

G IN

CLAMP

A/D

G OUTA

Full sync processing

Selectable input filtering

Sync detect for hot plugging

AUTO-CLAMP

LEVEL ADJUST

Midscale clamping

B IN

CLAMP

A/D

B OUTA

Power-down mode

Low power: 500 mW typical

HSYNC

MIDSCV

4:2:2 output format mode

APPLICATIONS

COAST

CLAMP

FILT

SOGIN

SYNC

PROCESSING

AND CLOCK

GENERATION

DTACK

HSOUT

VSOUT

SOGOUT

RGB graphics processing

LCD monitors and projectors

Plasma display panels

Scan converters

SCL

SDA

SERIAL REGISTER AND

POWER MANAGEMENT

REF

AD9985A

REF

BYPASS

Microdisplays

Digital TVs

GENERAL DESCRIPTION

The AD9985A is a complete 8-bit, 140 MSPS, monolithic

analog interface optimized for capturing RGB graphics signals

from personal computers and workstations. Its 140 MSPS

encode rate capability and full power analog bandwidth of 300

MHz support resolutions up to SXGA (1280 × 1024 at 75 Hz).

The AD9985A includes a 140 MHz triple ADC with internal

1.25 V reference, a PLL, and programmable gain, offset, and

clamp control. The user provides only a 3.3 V power supply,

analog input, and horizontal sync (Hsync) and Coast signals.

Three-state CMOS outputs can be powered from 2.5 V to 3.3 V.

The AD9985A’s on-chip PLL generates a pixel clock from the

Hsync input. Pixel clock output frequencies range from 12 MHz

to 140 MHz. PLL clock jitter is 500 ps p-p typical at 140 MSPS.

Rev. 0

Information furnished by Analog Devices is believed to be accurate and reliable.

However, no responsibility is assumed by Analog Devices for its use, nor for any

infringements of patents or other rights of third parties that may result from its use.

Specifications subject to change without notice. No license is granted by implication

or otherwise under any patent or patent rights of Analog Devices. Trademarks and

Figure 1.

When the Coast signal is presented, the PLL maintains its

output frequency in the absence of Hsync. A sampling phase

adjustment is provided. Data, Hsync, and clock output phase

relationships are maintained. The AD9985A also offers full sync

processing for composite sync and sync-on-green applications.

A clamp signal is generated internally or can be provided by the

user through the CLAMP input pin. This interface is fully

programmable via a 2-wire serial interface.

Fabricated in an advanced CMOS process, the AD9985A is

provided in a space-saving 80-lead LQFP surface-mount

Pb-free plastic package, and is specified over the –40°C to

+85°C temperature range.

One Technology Way, P.O. Box 9106, Norwood, MA 02062-9106, U.S.A.

Tel: 781.329.4700 www.analog.com

registered trademarks are the property of their respective owners.

Fax: 781.461.3113

发布紧急采购，3分钟左右您将得到回复。

采购需求

(若只采购一条型号，填写一行即可)

*型号	*数量	厂商	批号	封装

添加更多采购

采购需求

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

发布成功！您可以继续发布采购。也可以进入我的后台，查看报价

我的联系方式